ISCS□□□□□ - Bug #594

em_dpool□□em_dsyn□□□□□□□AI□□1-2□

06/16/2020 08:46 PM - yufeng wu

Status:	Resolved	**Start date:**	06/16/2020
Priority:	High	**Due date:**	
Assignee:		**% Done:**	0%
Category:		**Estimated time:**	0.00 hour
Target version:		**Spent time:**	0.00 hour

Description

□□□□□
0□QTISCS3.0beta
1□DAC+DAQ□□□□□□□□□□□□□□□
2□□□modbusRTU□□□□□□□□□□□□modbusSlave□□□□□
□□□
□□□□ehdc+ehrawdc□□□□□□□□□□□□□□□□□□□AI□□1-10□□
□□□□□□□□□□AI□□ehdc□□□□□□□AI□□□□□□□□□□□□□□□
ehdc□□□□AI□□□□□□□□□□□□□□□□□□□□ehrawdc□□□□□□□AI□□□□□□□□□□□□□□□1-2□

□□3□□+SHL15□□□□□□□□□□ □□□□□□□lua□□□□AI□□□□□□□□

Related issues:

Related to ISCS#FEP - Feature #606: □□□□□□□□□	**Resolved**	**06/24/2020**

History

#1 - 06/16/2020 08:47 PM - yufeng wu

- Project changed from 2 to ISCS□□□□□

#2 - 06/24/2020 04:39 PM - yufeng wu

QTISCS□□□□1□104RTU□□□□□□□□□□dcdebug□□1□AI□□
ehrawdc□□□□□□ehdc□1-2□□DI□□□

#3 - 06/29/2020 06:38 PM - xiangyang li

- Related to Feature #606: □□□□□□□□□ added

#4 - 06/29/2020 06:38 PM - xiangyang li

- Status changed from New to In Progress

#5 - 08/17/2020 05:33 PM - Hanqing Liu

- Status changed from In Progress to Resolved