

# ISCS - Bug #594

em\_dpool em\_dsyn AI 1-2

06/16/2020 08:46 PM - yufeng wu

<b>Status:</b> Resolved	<b>Start date:</b> 06/16/2020
<b>Priority:</b> High	<b>Due date:</b>
<b>Assignee:</b>	<b>% Done:</b> 0%
<b>Category:</b>	<b>Estimated time:</b> 0.00 hour
<b>Target version:</b>	<b>Spent time:</b> 0.00 hour
<b>Description</b> 0 QTISCS3.0beta 1 DAC+DAQ 2 modbusRTU modbusSlave ehdc+ehrawdc AI 1-10 ehdc AI ehdc AI ehdc AI ehrawdc AI 1-2  3+SHL15 lua AI	
<b>Related issues:</b> Related to ISCS#FEP - Feature #606: Resolved 06/24/2020	

## History

#1 - 06/16/2020 08:47 PM - yufeng wu

- Project changed from 2 to ISCS

#2 - 06/24/2020 04:39 PM - yufeng wu

QTISCS 1 104RTU dcdebug 1 AI  
ehrawdc ehdc 1-2 D

#3 - 06/29/2020 06:38 PM - xiangyang li

- Related to Feature #606: added

#4 - 06/29/2020 06:38 PM - xiangyang li

- Status changed from New to In Progress

#5 - 08/17/2020 05:33 PM - Hanqing Liu

- Status changed from In Progress to Resolved